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Design and FPGA Implementation of High 
Speed DWT-IDWT Architecture with Pipelined 
SPIHT Architecture for Image Compression 
T. Vijayakumar α & S. Ramachandran σ 
Abstract- Image compression demands high speed 
architectures for transformation and encoding process.  
Medical image compression demands lossless compression 
schemes and faster architectures. A trade-off between speed 
and area decides the complexity of image compression 
algorithms. In this work, a high speed DWT architecture and 
pipelined SPIHT architecture is designed, modeled and 
implemented on FPGA platform. DWT computation is 
performed using matrix multiplication operation and is 
implemented on Virtex-5 FPGA that consumes less than 1% of 
the hardware resource. The SPIHT algorithm that is performed 
using pipelined architecture and hence achieves higher 
throughput and latency. The SPIHT algorithm operates at a 
frequency of 260 MHz and occupies area less than 15% of the 
resources. The architecture designed is suitable for high 
speed image compression applications.  
Keywords: SPIHT, DWT, pipelined architecture, FPGA,
High speed, image compression.  
I. Introduction 
echnological growth of semiconductor industry has 
led to unprecedented demand for low power, high 
speed complex and reliable integrated circuits for 
medical, defence and consumer applications. Today’s 
electronic equipment comes with user friendly interfaces 
such as keypads and graphical displays. As images 
convey more information to a user, many of the 
equipment today have image displays and interfaces. 
Image storage on these smaller, handled devices is a 
challenge as they occupy huge storage space; also 
image transmission requires higher bandwidth. Hence 
most of the signal processing technologies today has 
dedicated hardwares that act as co-processors to 
compress and decompress images. Discrete Wavelet 
Transforms have been widely used for image 
compression and decompression. Much architecture 
has been proposed for high-speed 2-D DWT 
computation. The architectures can be broadly 
classified as separable and non-separable architectures 
[1]. Vishwanath etal. [2] Have proposed a low-storage 
short-latency separable architecture in which the row-
wise operations are performed by systolic filters and the 
column-wise operations by  parallel  filters. Liao et al. [3]  
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Have introduced architecture in which each of the row- 
and column-wise filtering operations are decomposed 
using the so called lifting operations into a cascade of 
sub-filtering operations. Chakrabarti et al. [4] have 
proposed two non-separable architectures, one using 
parallel 2-D filters and the other an SIMD 2-D array. 
Cheng et al. [5] have proposed an architecture in which 
a number of parallel FIR filters with a polyphase 
structure are used to improve the processing speed at 
the expense of increased hardware. Hung et al. [6], in 
an effort to provide a reduced count of multipliers and to 
facilitate the processing of the boundary data, have 
proposed an architecture that is a pipeline of one stage 
of parallel multipliers and two stages of accumulators to 
perform the accumulation tasks of the filters in each of 
the two directions. Marino [7] has proposed a two-stage 
pipeline architecture in which the first stage performs the 
task of the first decomposition level and the second 
stage decomposes all the remaining levels and has 
aimed at providing a short computation time. These 
existing architectures have not exploited the 
computational parallelism inherent in the DWT operation 
to the extent possible in order to provide a high speed. 
The proposed architecture is modular and allows 
extension to any precision without much effect on the 
clock frequency. Simulation results have established 
that the proposed fast implementation scheme can 
produce high-quality reconstructed signals. The parallel 
DWT processor enhances throughput by producing two 
outputs in one clock cycle. The speed of the presented 
architecture does not depend on the number of filter 
taps and the number of bits per sample value. Since 
DWT was introduced, several codec algorithms were 
proposed to compress the transform coefficients as 
much as possible. Among them, Embedded Zerotree 
Wavelet (EZW), Set Partitioning In Hierarchical Trees 
(SPIHT) and Embedded Block Coding with Optimized 
Truncation (EBCOT) are the most famous ones [8-9]. In 
[9], if no entropy coding or arithmetic coding methods 
are incorporated coding tables are not required with 
slight loss in compression ratio. Moreover, SPIHT can 
be easily used for either fixed bit rate or variable bit rate 
applications and it is also very suitable for progressive 
transmission [8]. Furthermore, SPIHT has about 0.6 dB 
peak signal-to-noise-ratios (PSNR) gain over EZW [10] 
and is very close to EBCOT in many circumstances [9]. 
T 
G
lo
ba
l 
Jo
ur
na
l 
of
 C
om
pu
te
r 
Sc
ie
nc
e 
an
d 
Te
ch
no
lo
gy
  
  
  
 V
ol
um
e 
X
IV
  
Is
su
e 
I 
 V
er
sio
n 
I 
  
  
 
  
41
  
 
(
DDDD DDDD
)
Y
e
a
r
F
20
14
© 2014   Global Journals Inc.  (US)
In this work a pipelined SPIHT algorithm is designed for 
high speed applications. Section 2 discusses image 
compression and DWT algorithm, section 3 discusses 
DWT based image compression, Section 4 discusses 
design of DWT architectures and Section 5 discusses 
SPIHT encoder, Section 6 is conclusion.  
II. Background Theory 
An image (from Latin imago) is an artifact, for 
example a two-dimensional picture that has a similar 
appearance to some subject—usually a physical object 
or a person. Images may be two-dimensional, such as a 
photograph, screen display and as well as a three-
dimensional, such as a statue. They may be captured by 
optical devices—such as cameras, mirrors, lenses, 
telescopes, microscopes, etc. and natural objects and 
phenomena, such as the human eye or water surfaces. 
A still image is a single static image, as distinguished 
from a moving image. This phrase is used in 
photography, visual media and the computer industry to 
emphasize that one is not talking about movies or in 
very precise or pedantic technical writing such as a 
standard. Image file size—expressed as the number of 
bytes—increases with the number of pixels composing 
an image and the color depth of the pixels. The greater 
the number of rows and columns, the greater the image 
resolution, and larger the file. Also, each pixel of an 
image increases in size when its color depth 
increases—an 8-bit pixel (1 byte) stores 256 colors, a 
24-bit pixel (3 bytes) stores 16 million colors, the latter 
known as true color. The need for image compression 
becomes apparent when the number of bits per image 
resulting from typical sampling and quantization 
schemes is computed. Considering the amount of 
storage for the ‘Lena’ digital image, the monochrome 
(grayscale) version of this image with a resolution 
512x512x8 bits/pixel requires a total of 2,097,152 bits, or 
786,432 bytes. Such image should be compressed for 
efficient storage or transmission. Image compression 
refers to algorithms which reduce image data 
redundancy in order to store the image efficiently. 
Uncompressed multimedia data demands considerable 
storage capacity and bandwidth. Digital images can be 
compressed due to two factors which are [11]: 
1. Spatial redundancy  
2. Perceptual redundancy.    
Spatial redundancy refers to intra frame 
redundancy that when the image are taken in dark back 
ground or when the background will be same colour 
most of the data required to represent the image will be 
same and are redundant which can be ignored to save 
storage space. This can also be defined as the 
correlation between the adjacent pixel values. 
 
Figure 1 :  Perceptual redundancy in images [2] 
A pixel in an image will be represented as 8 bits. 
If we observe the two figures shown in Figure 1 above, 
the first one is represented with 6 bits and seems to be 
good in quality where as the other which is represented 
with 4 bits looks blurred. Human eye will not be able to 
distinguish even when the image is represented with 6 
bits which is short of some information; this is called 
perceptual redundancy and is taken as advantage for 
compressing the images. Compression is of two types: 
Lossless compression and Lossy compression. 
Lossless compression is one where the information can 
be recovered after decompressing such that no loss of 
data occurs. For example 212 214 220 222 216 212 212 
214 is the data in one line we can represent this as 
+212 +2 +6 +2 -6 -4 0 +2 and so on. This method is 
called predictive encoding. There is another way of 
lossless compression where for example k is the letter 
that repeats frequently in an image data so instead of 
representing k we replace all k’s with ‘.’ Simple dot as 
data represented for ‘.’ is much less than a alphabet ’k’. 
In this way frequent symbols are represented with 
symbols which require less data to represent thus 
reducing the space required to store the image. This 
technique is called statistical encoding. In both the 
cases data can be recovered and no loss occurs. Lossy 
compression is one where the data compressed cannot 
be recovered. For example a 1024x1024 resolution 
image is transmitted as 512x512 pixels it is a lossy 
compression. There are different forms of lossy 
compression of which we are interested in transform 
Design and FPGA Implementation of High Speed Dwt-Idwt Architecture with Pipelined SPIHT Architecture 
for Image Compression
  
  
 
   
 
  
G
lo
ba
l 
Jo
ur
na
l 
of
 C
om
pu
te
r 
Sc
ie
nc
e 
an
d 
Te
ch
no
lo
gy
  
  
  
 V
ol
um
e 
X
IV
  
Is
su
e 
I 
 V
er
sio
n 
I 
42
  
 
(
DDDD
)
Y
e
a
r
F
20
14
© 2014   Global Journals Inc.  (US)
   
 
 
 
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Design and FPGA Implementation of High Speed Dwt-Idwt Architecture with Pipelined SPIHT Architecture 
for Image Compression
G
lo
ba
l 
Jo
ur
na
l 
of
 C
om
pu
te
r 
Sc
ie
nc
e 
an
d 
Te
ch
no
lo
gy
  
  
  
 V
ol
um
e 
X
IV
  
Is
su
e 
I 
 V
er
sio
n 
I 
  
  
 
  
43
  
 
(
DDDD DDDD
)
Y
e
a
r
F
20
14
© 2014   Global Journals Inc.  (US)
encoding based lossy compression. Transform 
encoding involves mathematical transformation 
separating image information based on gradual spatial 
variation of brightness from information with faster 
variation of brightness at edges of the image. In the next 
step, the information on slower changes is transmitted 
lossless, but information on faster local changes is 
transmitted with lower accuracy by quantizing the data. 
This results in loss of data which cannot be recovered.
III. Wavelet b ased Image Compression 
Wavelet coding has become very popular due 
to its robustness under transmission and decoding 
errors at higher compression rates avoiding blocking 
artifacts. Wavelet based compression is based on sub-
band coding. Sub band coding involves splitting the 
frequency band of the image into sub bands and then to 
code each sub band using a coder and bit rate 
accurately matched to the statistics of the band. Simple 
DWT consists of a low pass filter and high pass filter 
which splits the image into low frequency and high 
frequency sub bands. 
 
Figure 2 :  2-Dimensional DWT [2] 
Figure 2 shows the two dimensional 
decomposition of image where the first one is row 
decomposition and the second stage is column 
decomposition.  
 
Figure 3 : Representation of decomposed image [2] 
Decomposition is done till the image 
decomposes to 4x4 block. Figure 3 shows the 
decomposed image where the low frequencies are at 
the top left corner of the image and purely higher 
frequency at bottom right corner.  
 
 
 
 
 
 
 
Figure 4 : Framing the decomposed blocks [2] 
Once decomposed in to 4x4 blocks they are 
arranged in a 16x1 matrix in zigzag order as shown 
Figure 4, in this way all the blocks are arranged in the 
matrix finally it forms a 16xN matrix.  
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Figure 5 :  Image compression block diagram 
Finally after wavelet transformation image data 
is compressed and transmitted through channel and de-
compressed at the receiver, after that IDWT will recover 
the image data that represents the image. In this work 
compression and de-compression algorithm have been 
developed as shown in Figure 5 using the existing 
wavelet transformation on FPGA hardware. 
Figure 6 :  Modified architecture 
In order to demonstrate the working of the 
proposed hardware DWT values stored in a memory to 
compress and after de-compressing as shown in   
Figure 6.   
IV. Design of dwt Architecture 
In [12-15] DWT architectures have been 
discussed that use techniques like distributive 
arithmetic, lifting scheme and symmetric logic for 
hardware implementation to meet speed and power 
requirements. In [16-17] parallel processing algorithms 
are discussed for DWT implementation. In this work, 
high speed architectures for DWT and SPIHT encoding 
schemes are designed. Compressor involves converting 
a matrix of 16x64 elements into 4x64 elements by 
multiplying with fixed matrix of order4x64, this way 
memory required to store 16x64 elements is reduced 
and it is flexible to transmit 4x64 instead of 16x64 
elements. Each column of 16x64 represents a 4x4 
decomposed block and each element consists of 8 bits 
with sign-magnitude representation as shown in              
Figure 7. 
 
 
Figure 7 : Compressor concept 
Compression basically done here is the 
multiplication of the input matrix with a fixed matrix to 
produce reduced number of elements for transmission 
and storage. Basic matrix multiplication involves 
multiplying and accumulating the row elements of one 
matrix with the other matrix. To perform this number of 
columns of first matrix should be equal to number of 
rows of the second matrix. One important consideration 
here as discussed in the previous step that 4x4 block is 
framed on to 16x1 matrix then input matrix is fed to the 
compressor as column by column. So that when the first 
column is received serially will be multiplied with 4 rows 
of the fixed matrix simultaneously as the input data is of 
real time nature, storing and processing input, would 
take much hardware hence we will proceed with 4-
multipliers instead of one. So by the time when one 
complete column is received, it is processed and 
provides four outputs simultaneously. Output generation 
will require series of multiply and accumulate 
operations. If the input is in 2’s complement one adder 
will be sufficient but as the input is signed format we 
need additional logic to decide whether addition or 
subtraction has to be performed. Since the last bit is 
sign bit we use only 7-bit multiplier instead of 8-bit thus 
balancing the hardware used for sign detection circuitry. 
Output will be stored in 8-bit, but after multiplication of 
two elements we get 15-bit including sign bit and if it is 
to be accumulated for 16 times which is the number of 
elements in the input column we get around 18 bits. So 
we will transmit only 8-MSB bits ignoring others, this is 
considered as quantization where certain information is 
lost. Another important aspect is storing the fixed matrix 
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elements in memory. If we store all the elements of 
matrix in a single memory, we can access only one 
element for one cycle. To perform 4 multiplications 
simultaneously and to access 4 row elements 
simultaneously, different row elements are stored in 
different memories of smaller size such that they can be 
accessed simultaneously. Another challenge occurs 
where output is available after every 16 cycles which is 
after receiving one complete column serially, 4 outputs 
will be available which cannot be sent serially in a single 
clock cycle. So we will transmit each output element for  
every 4 cycles because of a specific reason 
which we will discuss with de-compression section.  
After sending 4 elements for 16 cycles another set of 
outputs will be available to transmit. Since data is 
received serially we need to have a mechanism for 
synchronizing the data. An active high signal called ‘vi’ 
which is valid input is provided which is high if the input 
is valid, also a valid out signal is asserted when we 
transmit the data for each 4 cycles of the compressor. If 
this input is low data will not be received and no 
operation is performed. 
 
Figure 8 : Compression waveform 
From the Figure 8 we can observe that when 
valid input is not asserted input y is not received and no 
operation is performed also, after 16 cycle 4 
simultaneous outputs are available and are sent serially 
for each 4 cycles with ‘vo’ asserted which is marked in 
the waveform. 
Device utilization for spartan3 and virtex2 FPGA 
are compared.Virtex2 has lesser utilization with 89 MHz 
frequency where as in spartan3 Maximum frequency is 
83 MHz and   Power consumed is 0.2W. It shows 4 
multipliers one ROM and a total 4 adders and 8 
subtractors were used, extra subtractors were required 
due to signed number representation.  
 
Table 1 :  Compressor device utilization for spartan3 xc3s200pq208-5 
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Table 2 : Compressor device utilization for virtex2 xc2v500fg256-5 
 
    
 
a) De-Compressor 
In de-compression compressed image is 
multiplied with the transpose of the fixed co-efficient 
matrix which was used for compression thus obtaining 
the actual 16x64 matrix is obtained. 
 
 
 
 
 
Figure 9 :  De-compression 
In De-compression we have 16 rows of fixed co-
efficient as it is transposed so it infers that we need to 
use 16 multipliers to process real time input. This will 
consume more hardware so we will take advantage of 
the input property that input is available for every 4 
cycles but not for every cycle which we intentionally 
designed for in the compressor section. Using this as 
advantage if we have the same 4 multipliers which 
multiplies an incoming element with 4 rows and before 
the next element comes that is after the next 4 cycles 
multiplication with all the sixteen rows will be completed 
thus with reduced hardware and same throughput is 
achieved by taking advantage of the input property. 
Using 16 multipliers has certain disadvantages which 
are when using 16 multipliers is input is not available for 
certain cycles for which no operation will be done 
causing reduced efficiency. Efficiency can be increased 
by operating de-compressor unit at 4 times faster than 
the previous block which is compressor, if it operates at 
high frequency 16 outputs will be available for each 4 
cycles which have to be sent out serially in 4 cycles this 
imposes frequency constraints on the next computing 
block which is IDWT. So using 4 multipliers will have less 
hardware and high efficiency without latency and it is still 
capable of processing the real time compressed input. 
Output is again quantized to 8-bits to fit output register. 
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Figure 10 :  De-compressor waveform 
We can observe that 4 multipliers are used for 
four cycles to multiply 16 rows and after 4 cycles next 
input will be received and the process repeats. For every 
16 cycles we will get 16 outputs simultaneously which 
will be stored in 16 registers and will be sent serially for 
every cycle and after 16 cycles we will obtain new set of 
outputs. Latency here is 16 but as the output is sent for 
every cycle throughput is 100%. This system can be 
called as a pipelined architecture.
 
 
 
Table 3 :  De-compressor device utilization for virtex2 xc2v500fg256-5 
 
Device utilization for de-compressor is more 
than compressor as number of adders and subtractors 
as well as registers are 4 times more than the comp- 
ressor because number of rows are 16 for fixed matrix  
and we have reduced the multipliers from 16 to 4. 
b) Integration of Compressor and De-Compressor 
Now we will integrate compressor and de-
compressor along with memory to arrive at Figure 11. 
Here we have a memory containing DWT output which 
has a memory controller that controls the addresses to 
be read or written after which image is compressed and 
de-compressed and finally stored in a memory. 
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Figure 11 :  Integrated waveform 
D is the output of memory which is fed to 
compressor and o1 is the output of compressor fed to 
de-compressor and out is final de-compressed output 
which is again stored in the memory further to integrate 
with IDWT. Valid input and outputs used will provide 
synchronization between the multiple blocks and vo is 
asserted when data is available at out port. 
Table 4 :  Device utilization for Virtex-2 after integration
 
 
Device utilization is combination of the utilization of compressor and de-compressor.
 
Table 5 :
 
Device utilization for Virtex-5 after integration
 
V.
 
piht
 
Architecture
 
DWT decomposes input image into sub bands 
of various frequency components. The decomposed 
sub bands contain the low frequency components and 
higher frequency components. The low sub band 
component is further decomposed using 2D DWT into 
another four sets of sub bands, the higher sub bands 
are retained as it is after one level of decomposition. The 
lowest sub band which is low frequency component is 
considered as the parent, all other sub bands are 
considered as the child. In order to compress the 
decomposed
 
image, SPIHT algorithm is used for 
compression. SPIHT makes use of three lists – the List 
of Significant Pixels (LSP), List of Insignificant Pixels 
(LIP) and List of Insignificant Sets (LIS). These are 
coefficient location lists that contain their coordinates. 
After the initialization, the algorithm takes two stages for 
each level of threshold – the sorting pass (in which lists 
are organized) and the refinement pass (which does the 
actual progressive coding transmission). The result is in 
the form of a bit
 
stream. SPIHT keeps three lists: LIP, 
LSP and LIS. LIP stores insignificant pixels, LSP stores 
significant pixels and LIS stores insignificant sets. At the 
beginning, LSP is empty, LIP keeps all coefficients in the 
lowest sub band and LIS keeps all tree roots which are 
at the lowest sub band. SPIHT starts coding by running 
two passes. The first pass is the sorting pass browses 
the LIP and moves all significant coefficients to LSP and 
outputs its sign. Then it browses LIS executing the 
significance information and following the partitioning 
sorting algorithms. The second pass is the refining pass 
browses the coefficients in LSP and outputs a single bit 
alone based on the current threshold. After the two 
passes are finished, the threshold is divided by 2 and 
the encoder executes the two passes again. This 
procedure is recursively applied until the number of 
output bits reaches the desired number. An input of 
image size 16 x 16 is encoded using SPIHT algorithm, 
the input image after DWT decomposition and different 
pass of SPIHT is shown in Figure 12. For a 16 x 16 input 
image each of 8 bits, the total number of input bits 
before encoding is 768, after sixth pass encoding the 
compressed bits are 277 at the receiver, 277 bits are 
decoded to obtain 768 bits. For higher compression, it 
is required to stop SPIHT with lower number of pass. 
 
S
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Figure 12 :  SPIHT encoder for 16 x 16 image 
For compression of higher image sizes, the 
input image of size NxN is decomposed to three levels 
using three 2D DWT. Each 2D DWT consist of two 1D 
DWT that is performed along row and columns of input 
matrix. First level decomposition give rise to LL, LH, HL 
and HH sub band of size N/2xN/2. The LL sub band is 
decomposed to four more sub bands of N/4xN/4 size 
and in the third level LLL sub band is decomposed into 
N/8xN/8 sub band. Thus after three level decomposition 
there exist four sub bands of size N/8xN/8, three sub 
bands of size N/4xN/4 and three sub bands of N/2xN/2. 
SPIHT encoder algorithm encodes the ten sub bands 
into bit stream based on the compression ratio 
expressed in terms of bits per pixel (bpp). Input image is 
represented using 8 bit per pixel, the compressed image 
can be represented using bpp less than 8, thus leading 
to compression. Figure 13 shows the top level 
architecture of SPIHT encoder, the input image is stored 
in an input register, for each pass the SPIHT encoder 
algorithm is realized using logic gates and the output is 
stored in an intermediate register. The intermediate 
memory is further processed by the second stage 
SPIHT encoder and multiple stages of SPIHT encoder is 
designed for processing the inout data in pipeline. The 
master clock is used for synchronization of pipeline 
stages.  
 
Figure 13 : Top level pipelined architecture for SPIHT encoder 
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Figure 14 shows the internal architecture of 
SPIHT encoder that consists of LIP memory for LL 
coefficients, LIS memory for higher sub bands. The LIP 
elements are compared for its significance and are 
transferred into LSP memory; similarly the LIS elements 
are partitioned and stored in sorted coefficients 
memory. Based on the LSP memory elements the bit 
stream is generated in the refinement pass. The 
pipelined architecture designed in this work achieves 
higher throughput and better latency. Independent 
memory modules used for every iteration increases 
area, however increases frequency of operation.  
 
Figure 14 :  Architecture of SPIHT encoder 
 
Figure 15 :  Pipelined SPIHT encoder 
The hierarchical sub bands obtained after two 
level 2-D DWT is stored in an input memory as shown in 
Figure 15. The SPIHT iteration 1 module generates the 
bit stream as discussed in Figure 14. The threshold 
module further scales the sub bands for generation of 
bit stream in the second iteration. The threshold levels 
are set according to the compression ratio required. In 
this work, variable threshold is set for LL and higher sub 
bands. The SPIHT encoder is repeatedly computes the 
bit stream until the sub bands in the input memory have 
elements greater than 10. The number 10 is fixed based 
on trial and error analysis carried out for achieving 
highest compression ratio of 120%. The final bit stream 
obtained after concatenation is regrouped and is 
transmitted over noisy channel. The SPIHT encoder is 
modeled using HDL and synthesized using Xilinx ISE 
targeting Virtex-5 FPGA. The synthesis results of first 
stage pipeline architecture for SPIHT encoder are shown 
in Figure 16. 
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Figure 16 :  First stage pipeline architecture for SPIHT encoder 
Table 6 shows the synthesis results of SPIHT 
encoder on Virtex-5 FPGA. The HDL code is optimized 
for power and timing performances. From the simulation 
results and synthesis results obtained, it is 
demonstrated that the SPIHT algorithm developed 
functionally correct and is also optimized for high speed 
applications.  
Table 6 : Synthesis results of SPIHT encoder 
Parameters  Resource utilization 
No. of slices 2389 out of 69120 
No. of LUTs 3321 out of 69120 
Max. Frequency  265 MHz 
Power Dissipation  0.9mW 
VI. Conclusion 
Image compression technique with DWT is well 
understood and has been implemented on hardware. 
Entire architecture was split into individual blocks and 
developed for reduced hardware and higher throughput. 
De-compressor will take advantage of the input property 
that will be available for each 4 cycles and because of 
which 75% of the multipliers were reduced with 100% 
throughput and latency of 16. One important 
observation with XST toll is it will synthesize a block 
ROM when array is declared and used as memory 
where as if memory is defined in terms of look up tables 
XST will use CLB’s. SPIHT encoder is designed using 
pipelined architecture and operates at maximum 
frequency of 265MHz. DWT combined with SPIHT 
occupy less than 5% of the resources on Virtex-5 FPGA.  
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